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Dead-Time Distortion Shaping1
Fernando Chierchie , Eduardo Emilio Paolini, and Leandro Stefanazzi2
Abstract—A fully digital algorithm to shape the spectrum of3
dead-time distortion in power inverters is presented. Dead-time is4
required to avoid short circuits of the power source by the legs of5
a power inverter due to the finite turn-ON and turn-OFF times of6
the switches. Dead-time modifies the pulsewidths of the pulsewidth7
modulated (PWM) signal causing high harmonic distortion. The8
proposed approach is based on the time-to-digital conversion of9
the pulsewidths at the output of the power stage and does not re-10
quire to measure the sign of the current, which is the preferred11
approach for dead-time compensation algorithms. The effect of12
the parasitic capacitance of the switching device that distorts the13
switching waveform is also analyzed and corrected. Furthermore,14
the quantization noise produced by digital PWM is also reduced15
by the proposed approach and has a minimal computational cost.16
Hardware-in-the-loop simulations are provided to show the effec-17
tiveness of the proposed approach, and experimental results using18
an H-bridge voltage-source inverter are included. A minimum total19
harmonic distortion plus noise (THD+N) of 0.027% was achieved20
for a 1-kHz input driving an inductive load.21
Index Terms—Dead-time, noise shaping (NS), pulsewidth mod-22
ulation (PWM), time encoding, total harmonic distortion (THD).23
I. INTRODUCTION24
SWITCHING voltage-source inverters with different ap-25 plications such as power waveform generation, switching26
amplifiers (class-D), and high-power electronic applications27
are very efficient but suffer from various noise and distortion28
problems. Digital pulsewidth modulation (PWM) intrinsically29
introduces distortion due to its nonlinear amplitude to time30
conversion; several solutions have been proposed in the31
literature [1]–[4]. Still, the power stage also introduces noise32
and distortion because of several physical limitations of its33
components [5]. Some of the most important phenomena are the34
following [6].35
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1) Power switches have finite turn-ON and turn-OFF times that 36
force the use of dead-times, affecting the time encoding 37
of the signal and introducing large levels of distortion. 38
2) The voltage drops in the ON-state of the power switches 39
decrease the efficiency and also introduce distortion. 40
3) Variations and disturbances in the dc power supply pro- 41
duce amplitude modulation in the output signal. 42
Dead-time is the main source of distortion, altering the loca- 43
tion of leading or trailing edges of the PWM signal. As shown in 44
[7], even a small dead-time of less than 1% of the PWM period 45
can cause large distortion levels. 46
Although different compensation methods have been pro- 47
posed, most of them require precise knowledge of the zero 48
crossings of the load current [8]–[10], which are difficult to de- 49
termine because of the measurement noise and the current ripple 50
that produces several successive zero crossings. 51
In [11], a feedback architecture has been proposed using 52
model-predictive control to shape the spectrum of power con- 53
verters. Although, initially, the performance was limited because 54
of the distortion produced by dead-time, a recent extension [12], 55
[13] addresses this problem. The method assumes that the dead- 56
time effect is periodic, which is useful for sinusoidal inverter 57
applications, but not for other applications with more complex 58
modulating signals. This approach requires a model-based ob- 59
server and for a digital implementation requires a variable sam- 60
pling step or a very high sampling frequency. A compensation 61
strategy based on an adaptive linear neuron was presented in 62
[14], and an approach based on a repetitive controller and fi- 63
nite impulse response (FIR) filters has recently been presented 64
in [15]. 65
The effects of dead-time are difficult to eliminate or reduce 66
even with a digital-feedback control loop. The high-frequency 67
content of the PWM signal requires antialias filters, which, in 68
turn, limits the feedback gain that can be used to reject dead-time 69
perturbation. This limitation occurs because the usual approach 70
is to compare the modulating signal with the demodulated PWM 71
signal (after a low-pass filter), i.e., the amplitude-encoded signal, 72
whereas the dead-time affects the time encoding of the PWM 73
signal. 74
In this paper, a fully digital algorithm that compares the ideal 75
with the actual duty cycle (measured at the power stage) is 76
proposed. The error arises from a comparison of timing errors 77
or pulsewidths rather than the standard amplitude comparison 78
of the demodulated PWM signal. Dead-time distortion shaping 79
(DTDS) techniques are proposed to displace the energy of the 80
distortion away from the frequency band of interest. The tech- 81
nique does not add delay in the signal path, and therefore, addi- 82
tional global feedback loops to compensate for other power stage 83
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Fig. 1. Basic topology for the analysis of the dead-time.
imperfections can be used without compromising the stability.84
The proposed approach has low computational complexity re-85
quiring only a few multiplications and additions, which makes86
it possible to implement on a standard digital signal processor87
(DSP), a field-programmable gate array, or a digital integrated88
circuit.89
The proposed approach eliminates several problems associ-90
ated with previously reported dead-time compensation methods.91
1) The compensation is fully digital.92
2) No delay is introduced in the signal path.93
3) The sign of the load current is not required.94
4) The duty cycles are measured using a digital counter95
(time-to-digital converter); no analog–digital or digital–96
analog converters are needed.97
5) The compensation strategy is independent of the algorithm98
used for the PWM modulation.99
In Section II, the dead-time effect is explained and the100
duty-cycle error is defined. In Section III, the proposed DTDS101
algorithm is presented. Simulations are provided in Section IV,102
and experimental results with a power stage are presented in103
Section V.104
II. DEAD-TIME EFFECT105
The effects of dead-time can be explained with the help of106
Fig. 1. Two semiconductors switches S1 and S2 are connected107
in series conforming a leg of a power inverter. Each switch has108
freewheeling diodes D1 and D2 connected in parallel. To sim-109
plify the analysis, the dc power supply is assumed to have a110
normalized value of V+ = 1 V. The load ZL is connected be-111
tween the middle point of the leg and a dc voltage of V+/2 V,112
allowing the load current io(t) to be either positive or nega-113
tive. The analysis can be easily extended to H-bridge inverters,114
switching amplifiers, or three-phase inverters. In what follows,115
it is assumed that the energy in the inductance is enough to116
keep current conduction through the freewheeling diode during117
dead-time.118
Due to the nonideal behavior of the power transistors, it is119
necessary to add dead-time to ensure that one switch is com-120
pletely OFF before turning ON the complementary switch.121
The pulse former takes the normalized pulsewidths 0 ≤122
d[n] < 1 and produces the ideal PWM signal pid(t) (no dead-123
time), which has a PWM frequency of Fs = 1/Ts . Without124
loss of generality, we use double-edge symmetric PWM: the125
pulses of width d[n]Ts are centered around the PWM period.126
The “dead-time” block is in charge of generating the signals127
p1(t) and p2(t) that drive the upper and lower switches. Signal128
Fig. 2. Waveforms. (a) Ideal PWM signal. (b) Switches S1 and S2 control
signals. (c) Output current io (t) (average of io (t) shown with a dashed line).
(d) Output PWM signal.
p1(t) is generated by introducing a delay ΔTs in the rising edges 129
of pid(t), while p2(t) is obtained by complementing the signal 130
pid(t) and applying a delay of ΔTs seconds to the rising edges of 131
the resulting signal, where 0 ≤ Δ < 1 is the normalized dead- 132
time with Δ  1. Fig. 2(a) and (b) shows typical waveforms 133
for pid(t), p1(t), and p2(t). 134
The PWM signal p(t) is the power-amplified PWM signal. 135
During the dead-time intervals Δ, where both control signals 136
p1(t) and p2(t) are zero, p(t) depends on the sign of the load 137
current io(t), which, in turn, depends on the load impedance 138
ZL (s). If during the dead-time interval, io(t) > 0, then io(t) 139
flows through D2 and p(t) goes to 0 V (ground). On the other 140
hand, if io(t) < 0, the current circulates through D1 and p(t) 141
goes to V+ . Fig. 2(c) and (d) depicts qualitatively the current 142
io(t) showing also its averaged waveform (dashed) and the re- 143
sultant PWM signal p(t). 144
A. Duty-Cycle Error 145
As can be seen from the shaded areas in Fig. 2, the effect of 146
the dead-time is to shorten or enlarge the duty cycle d[n]Ts of 147
the ideal PWM signal pid(t) by a fixed value ΔTs resulting in 148
p(t). The actual pulses in p(t) are no longer symmetric as in 149
pid(t), resulting in baseband distortion. To model this disruption 150
in the symmetry of the pulses, we distinguish the normalized 151
“trailing-edge duty cycle” dT [n] from the normalized “leading- 152
edge duty cycle” dL [n], both of which are shown in Fig. 2(d). 153
They represent the semiduty cycle between the center of the ideal 154
pulse (half the PWM period) and the trailing and leading edges, 155
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Fig. 3. Standard NS algorithm.
d[n] = dT [n] + dL [n]. The trailing and leading edge errors are157
defined as158
eT [n] = dT [n] − d[n]/2
eL [n] = dL [n] − d[n]/2. (1)
III. DEAD-TIME DISTORTION SHAPING159
We start this section with a brief review of the noise-shaping160
(NS) technique [2].161
A. Overview of Standard NS162
NS is a technique used to displace the spectrum of additive163
noise to higher frequencies above the frequency band of inter-164
est. It has applications in digital–analog converters and digital165
PWM, where, usually, the sampling or PWM frequency is much166
higher than the maximum frequency of the input signal, and the167
error can be modeled as an additive noise signal source. The168
technique can be explained with the help of Fig. 3. The block169
Qb represents a distorting memoryless element, and its effect170
can be modeled as an additive noise e[n] that can be recov-171
ered by comparing the input and the output of this block. For172
quantization NS, Qb represents a b-bit quantizer.173
The error e[n] is recovered by subtracting the output and the174
input of the Qb block and then filtered with a filter with the z-175
transform G(z). In the z-transform domain, the NS input–output176
relation is given by177
DNS(z) = D(z) + E(z)(1 + G(z)) = D(z) + E(z)H(z)
(2)
where D(z), DNS(z), and E(z) are the transforms of d[n],178
dNS[n], and e[n], respectively. This equation reveals that: 1) the179
input D(z) passes unaltered to the output and 2) the spectrum180
of the noise source E(z) is shaped by H(z) = 1 + G(z). Since,181
from (2), the transfer function between the output DNS(z) and182
the input D(z) is DNS(z)/D(z) = 1, no delay is added in the183
path of the signal independently of the choice for G(z). This is184
an intrinsic characteristic of the NS technique.185
A typical choice for the filter is186
G(z) = H(z) − 1 (3)
with H(z) = (1 − z−1)K being a high-pass FIR filter. Gener-187
ally, the filter order is kept low, 3 ≤ K ≤ 5. For the NS algo-188
rithm to work properly, Fs must be several times higher than189
the bandwidth Fm of the input signal to ascertain that there is a190
frequency band between Fm and Fs/2 where the quantization191
noise is shaped.192
B. Dead-Time Distortion Shaping 193
The use of an NS structure for DTDS and design criteria for 194
the digital filter G(z) are discussed in this section. 195
The trailing and leading error signals eT ,L [n] can be 196
expressed as a function of the sign of the current io(t) at the 197
time instants of the ideal trailing and leading edges given by 198
tT [n] = (n + 0.5 + d[n]/2)Ts and tL [n] = (n + 0.5 − 199
d[n]/2)Ts , respectively, giving eT ,L [n] = −(Δ/2)(1 ± 200
sgn (io (tT ,L [n]))). Dead-time affects either the rising and/or 201
the falling edge of the pulse, and the error signal depends on 202
the sign of the current on the same PWM period (memoryless 203
distortion). The ideal duty cycle d[n] is affected by an additive 204
noise eT ,L [n], which results in the actual semiduty cycles 205
dT ,L [n] = d[n]/2 + eT ,L [n]. Due to this modeling of the 206
dead-time distortion as an additive noise source, it is possible 207
to apply the NS structure to shape its spectrum. 208
The error can be computed using the sign function and the out- 209
put current, but, in our approach, eT ,L [n] is directly computed 210
using (1) and the measurement of dT ,L [n] without measuring 211
the current or its sign. Under normal operating conditions, if the 212
inductance keeps the current io(t) circulating through the diodes 213
during dead-time, the errors eT [n] and eL [n] have a fixed am- 214
plitude: eT [n] is either 0 or Δ and eL [n] is either 0 or −Δ. The 215
errors eT [n] and eL [n] take either of the two possible values de- 216
pending on the sign of the current io(t), which, in turn, depends 217
on the load impedance ZL and the input duty cycles d[n], i.e., 218
the errors eT [n] and eL [n] are correlated with the input signal. 219
For periodic signals, such as sinusoids, this correlation results in 220
an spectra of eT ,L [n] with the energy content in the harmonics 221
of the fundamental frequency, which, in turn, produces output 222
voltages p(t) and currents io(t) with harmonic distortion. 223
Dead-time modifies the pulsewidth but also produces pulses 224
that are asymmetric with respect to the center of the PWM 225
period, which results in the generation of harmonics. The pro- 226
posed architecture uses a double NS loop: one for the trailing 227
edge dT [n] and the other for the leading edge dL [n]. 228
A block diagram is shown in Fig. 4. The PWM signal p(t) 229
is scaled (resistor divider) and passed through a Schmitt-trigger 230
comparator to obtain p̂(t). The duty cycles dT [n] and dL [n] 231
are measured using a time-to-digital converter, usually imple- 232
mented with a high-speed counter in a DSP implementation. 233
The measurements are available with one sample delay noted 234
as dT [n − 1] and dL [n − 1]. The z−1 block is used to equalize 235
for this delay. Since G(z) = H(z) − 1 and H(z) is an FIR filter 236
of the form H(z) = 1 + h[1]z−1 + h[2]z−2 + · · · + h[N ]z−N , 237
then G(z) = h[1]z−1 + h[2]z−2 + · · · + h[N ]z−N has an in- 238
trinsic one sample delay. Defining the DTDS filter as 239
zG(z) = h[1] + h[2]z−1 + · · · + h[N ]z−N +1 (4)
the measurement delay and the z−1 block shown in Fig. 4 do 240
not introduce any additional delay to the error filter G(z): the 241
measurement delay is used as the intrinsic filter delay. 242
The duty cycles dDSL [n] and d
DS
T [n] computed with the DTDS 243
algorithm are then passed to the pulse former block, which is 244
a standard double-update digital PWM modulator that updates 245
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Fig. 4. Complete DTDS block diagram.
to account for the leading edge and at half for the trailing-edge247
update because the rising and falling edges need to be adjusted248
independently. The “V-s comp” block shown in Fig. 4 is used249
to circumvent some practical issues and will be explained in250
Section V-A1.251
One advantage of the proposed approach is that since the252
measured duty-cycles account for both the dead-time effect and253
the duty-cycle quantization due to finite resolution in the digital254
PWM modulator, both noises are shaped by H(z). Another255
advantage is that since there is no delay introduced in the signal256
path [see (2)], additional outer feedback loops could be used to257
compensate for other perturbations.258
C. DTDS Filter for Nonperiodic Inputs259
For arbitrary (band-limited to Fm  Fs) discrete-time sig-260
nals that are not periodic, dead-time will produce error signals261
eT [n] and eL [n], whose spectrum spread over the frequency262
band 0 to Fs/2. This could be the case of a switching amplifier263
or an arbitrary power waveform generator. The standard high-264
pass filter H(z) = (1 − z−1)K can be used to shape dead-time265
distortion. For K = 4, we have266
H(z) = 1 − 4z−1 + 6z−2 + −4z−3 + z−4
zG(z) = −4 + 6z−1 + −4z−2 + z−3 . (5)
For this case, the bandwidth (Fm , Fs/2) is used to shape the267
distortion out of the band of interest. The PWM frequency Fs268
should be several times higher than the maximum frequency Fm269
of the input: typical values of Fs/Fm are 10 or higher.270
D. DTDS Filter for Periodic Inputs271
When the input is a periodic signal with the fundamental272
frequency Fm = Fs/N , as in the case of power dc–ac inverters,273
where the energy of the duty-cycle errors eT [n] and eL [n] is274
concentrated in the harmonics of the input signal, a better choice275
is a comb filter with zeros of its transfer function at Fm and its276
harmonics below Fs/2. A straightforward implementation is277
zG(z) = −z−N +1 (6)
Fig. 5. Magnitude of the frequency responses of the proposed filters for H (z)
and zG(z). (a) |H (z)| with z = ejω . (b) |zG(z)| with z = ejω .
with N = Fs/Fm . This comb filter requires no multiplications 278
and only a buffer for storing N − 1 past samples of the input. 279
When other noise sources are present, such as quantization 280
noise of the duty-cycles, a combination of the high-pass standard 281
filter (3) and the comb filter (6) can be used. The system function 282
of such a filter using a high-pass filter of order K = 5 is 283
zG(z) = − 4 + 6z−1 − 4z−2 + z−3 − z−N +1 + 4z−N
− 6z−N −1 + 4z−N −2 − z−N −3 . (7)
This filter can be implemented using a buffer for storing 284
N + 3 samples and computing only three products because of 285
the symmetry of its coefficients. 286
The magnitude of the frequency responses for the three types 287
of proposed filters H(z) is shown in Fig. 5(a) for N = Fs/Fm 288
= 50. The magnitude of zG(z) is also shown in Fig. 5(b), as 289
described by (6); for the comb filter, zG(z) becomes a pure 290
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Fig. 6. Timing diagram of the DTDS algorithm.
E. Implementation and Timing292
Fig. 6 shows a timing diagram of the DTNS algorithm imple-293
mentation. The leading edge dL [n] and the trailing edge dT [n]294
are measured in the power stage during each corresponding half295
PWM period. Usually, many DSPs have built-in modules that296
can be configured to measure time events [16], which can be297
used as the time-to-digital converter in Fig. 4. The measured298
values are available during the next half PWM period for the299
computation of the DTDS algorithm. For example, the measure-300
ment of dL [n] is available at (n + 0.5)Ts and the measurement301
of dT [n] at (n + 1)Ts . Once they are available, the other half of302
the PWM period can be used to compute the DTNS algorithm.303
In other words, when the leading edge is being measured, the304
trailing-edge DTDS is being computed and vice versa.305
The resulting duty cycles dDSL [n + 1] and d
DS
T [n + 1] are avail-306
able before the beginning of the next semiperiod at (n + 1)Ts307
and (n + 1.5)Ts , respectively. Thus, the new PWM period308
can be updated with the duty-cycle values dDSL [n + 1] and309
dDST [n + 1], which will result in the actual PWM signal in the310
power stage with duty cycles dL [n + 1] and dT [n + 1], and the311
algorithm starts all over again.312
Two types of experimental results are presented in this paper:313
one with a simulation of the power stage (hardware-in-the-loop314
(HIL) simulation) and the other using an actual power stage.315
In both cases, the DTDS algorithm is running in real time on a316
DSP (TMS320F28335).317
IV. HIL SIMULATION318
In this experience, the dead-time effect and the load are sim-319
ulated, and no actual power stage is used. The algorithm is320
running in real time on the DSP implemented, as shown in321
Fig. 7, with the timing shown in Fig. 6. The duty cycles d[n]322
corresponding to one period of the input signal are stored in a323
table. These duty cycles are used as input to the DTDS algo-324
rithm and also for the load and dead-time simulator. This block325
uses the duty cycles to compute the averaged output current us-326
ing a dynamical-discrete-time model for the impedance of the327
load. The sign of the simulated current is used by the simula-328
tor to modify independently the leading and trailing edges in329
the PWM modulator block according to the freewheeling diode330
Fig. 7. Hardware-in-the-loop simulation.
conduction produced during dead-time and analyzed previously. 331
The actual PWM signal is feedback into a digital input (capture 332
unit [16]) using a cable to measure both the rising and falling 333
edges with respect to the center of the PWM period. These mea- 334
surements are used by the DTDS to compute the duty cycles 335
dDST [n] and d
DS
L [n]. 336
This HIL simulation permits to verify the operation of the 337
algorithm in real time. It also allows us to check the proposed 338
scheme for duty-cycle measurement using the capture unit of the 339
DSP, which includes the finite resolution of the digital counter. 340
At the same time, it is useful to verify the validity of the pro- 341
posed approach under controlled conditions: the assumption of 342
continuous conduction of the freewheeling diodes during dead- 343
time is verified, and other parasitic effects of the power stage are 344
avoided (in the following section, the impact of those practical 345
phenomena is analyzed in detail). 346
The simulated load ZL (s) is an LCR low-pass filter with val- 347
ues L = 200 μH, C = 0.2 μF, and R = 4 Ω; for the HIL sim- 348
ulation, the second-order transfer function was converted into 349
a discrete-time equivalent using the zero-order hold approxi- 350
mation. The input is a 1-kHz sinusoidal signal and the PWM 351
frequency is Fs = 50 kHz. A dead-time value of ΔTs = 200 ns 352
that represents a Δ[%] = 1% of the PWM period was set. To 353
evaluate the performance of the DTDS, the PWM was low-pass 354
filtered, and its frequency spectrum was computed using the 355
AP-2700 signal analyzer. The results of the HIL simulation are 356
shown in Fig. 8. Without DTDS, the spectra reveal the pattern of 357
harmonics produced by dead-time. Fig. 8(b) and (c) shows the 358
performance of the algorithm using two different filters: the first 359
one is a comb filter (6), and the second one is the combination of 360
the high-pass and comb filter (7). In both cases, the harmonics 361
related to dead-time are eliminated. Certain amount of noise 362
floor is present for both filters, but, in the case of the combined 363
filter, the noise is shaped into high frequencies, leaving a fre- 364
quency band between 0 and 6 kHz with reduced noise floor. This 365
noise is caused by the finite resolution of the PWM modulator 366
and of the capture unit used to measure the pulsewidths. 367
V. EXPERIMENTAL RESULTS WITH A POWER STAGE 368
An H-bridge converter with each leg implemented with 369
MOSFETs that include the freewheeling diodes was used. The 370
dc voltage is V+ = 13.5 V. The load is a series resistance plus 371





6 IEEE TRANSACTIONS ON POWER ELECTRONICS
Fig. 8. Measured baseband spectra of the PWM signal for simulated load and
dead-time effect (HIL). The input is a sinusoidal signal of 1 kHz, the PWM
frequency is 50 kHz, and the dead-time is Δ% = 1%. X -axis: frequency in
hertz; Y -axis: normalized dB units. (a) Without DTDS: dead-time distortion.
(b) DTDS: comb filter. (c) DTDS: comb + high-pass filter.
feedback only in one of the legs of the H-bridge, and comple-373
mentary control signals are used to drive the other leg. Other374
parameters are those of the HIL simulation. The dead-time value375
varies for different experiences. A photograph of the experimen-376
tal setup is shown in Fig. 9. The instruments used for the exper-377
imental test are Oscilloscope LeCroy WaveRunner 204MXi-A378
2 GHz-10 GS, Agilent E3646A 60-W dual-output power supply,379
the AP SYS2722 digital signal analyzer for spectrum and to-380
tal harmonic distortion plus noise (THD+N) measurements, the381
SRS SIM965 analog filter for PWM demodulation, Tektronic382
A622 current probe 100 mV/A. The main devices of the power383
stage are the MCP14700 dual-input synchronous MOSFET driver,384
IRF8313 power MOSFETs (VDS(max) = 30 V and ID (max) = 8 A),385
and the SN74AHC1G14 Schmitt-trigger gate to measure the386
PWM signal.387
Fig. 9. Experimental setup: DSP, power stage, and load.
A. Effect of the Parasitic Capacitance in the Switching Node 388
During the zero crossing of the load current, when its magni- 389
tude is small, the parasitic capacitance of the switching devices 390
affects the transition of the PWM signal p(t) in the switching 391
node (SN) [17]–[20]. The effect is analyzed separately for the 392
rising and falling edges with the help of Fig. 10, which exhibits 393
the parasitic capacitance of the switching devices. 394
For the rising edge, and before the dead-time interval, capaci- 395
tor C2 is discharged and C1 charged. For io > 0 [see Fig. 10(a)], 396
the switch S2–D2 was conducting, and this behavior continues 397
during dead-time. After dead-time, S1 turns ON, C1 is short 398
circuited, and the SN switches to its high level. However, for 399
io < 0 [see Fig. 10(b)], capacitor C1 must discharge before 400
diode D1 can conduct the negative output current: if io  0 (its 401
magnitude is high), the discharge of C1 is fast and the transition 402
occurs at the beginning of dead-time, as expected. For io ≈ 0, 403
the discharge is slow and the transition time from low to high 404
depends on the magnitude of io . Fig. 10(b) depicts different pos- 405
sible slopes for the transition. If the slope is below V+/Δ, the 406
dead-time interval finishes, S1 turns ON, and the SN switches to 407
V+ . In short, for the raising edge and positive values of io , the 408
rise time can be considered almost independent of the magni- 409
tude of the current. On the other hand, for io < 0, the rise time 410
increases for lower magnitudes of io . A similar analysis can be 411
carried out for the falling edge, as depicted in Fig. 10(c) and (d). 412
Fig. 11 shows a high-persistence measurement of the voltages 413
after the resistor divider (p(t) scaled) and after the Schmidt- 414
triggered buffer (p̂(t)), as indicated in Fig. 4. Most of the tran- 415
sitions are concentrated at the beginning or at the end of the 416
dead-time (|eL,T [n]| is 0 or Δ), but some of them occur slowly 417
due to the effect of the parasitic capacitance. Also indicated in 418
Fig. 11 is the small delay added by the Schmidt-trigger com- 419
parator. 420
1) Volt–Second Compensation for Slow Transitions: We as- 421
sume that the charging and discharging of the capacitor can 422
be approximated with a straight line, as suggested by the mea- 423
surements in Fig. 11. The basic idea is that the area under the 424
triangle or trapezoid produced by the slow transition is assigned 425
to an equivalent “corrected pulse” with the same area. The po- 426
sition of the corrected edge slightly differs from the position 427
of the logic buffer output p̂(t), which is the measured signal. 428
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Fig. 10. Switching node waveform during dead-time taking into account parasitic capacitance of the switching devices. (a) Rising edge, io > 0. (b) Rising edge,
io < 0. (c) Falling edge, io > 0. (d) Falling edge, io < 0.
Fig. 11. Upper trace: switch node (scaled with resistor divider). Lower trace:
output of comparator. Several instances of the signals are shown using the high
persistence of the oscilloscope. X -axis: time 50 ns/div. Y -axis: voltage 1 V/div.
(a) Leading-edge. (b) Trailing-edge.
Δ (with no capacitive effect), a measurement of the error of430
less than Δ (|eT ,L [n]| < Δ) is indicative of a slow transition.431
Therefore, the area correction described here is only applied if
Q1
432
0 < |eT ,L [n]| < Δ.433
Fig. 12. All three possible regions for slow transitions in p(t) during low-
magnitude output current.
To compensate for the parasitic capacitance effect, three cases 434
should be considered, as shown in Fig. 12 and indicated as 435
(a)–(c). The cases are identified based on the duty-cycle error 436
measurement eL [n] and eT [n] and also VL and VH , which are 437
the normalized high-to-low and low-to-high threshold values of 438
the Schmitt trigger. All magnitudes involved in the analysis are 439
normalized. 440
Case (a): The peak of the triangle reaches the normalized bus 441
voltage of 1 V (or 0 V for the trailing edge) before the end of the 442
dead-time period Δ. A particular example of case (a) is shown in 443
Fig. 13(a). The normalized height of the triangle is always 1, and 444
the normalized bases of the leading- and trailing-edge triangles 445
τL [n] and τT [n] are defined as the time that takes to charge 446
(discharge) the SN capacitance from 0 to 1 (1 to 0) divided 447
by the switching period, as indicated in (i) in Fig. 13(a). The 448
leading- and trailing-edge normalized errors eL [n] and eT [n] 449
are indicated in (ii) in Fig. 13(a). Assuming that the voltage 450
waveforms of the charge/discharge of the parasitic capacitor 451
can be approximated by the shapes shown in (i) in Fig. 13(a), 452










(1 − VL )
|eT [n]| . (8)
To detect that a slow PWM transition is under case (a), the 455
limit between regions (a) and (b) should be considered. At this 456
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Fig. 13. Area correction to compensate measurements of slow transitions. (a)–(c) show examples for the three possible regions. The waveforms in each subfigure
are (i) normalized voltage at SN p(t)/V+ , (ii) normalized Schmitt-trigger output p̂(t)/3.3 V, and (iii) equivalent PWM signal with corrected errors.
period as follows: τT [n] = τL [n] = Δ. Replacing this result in458
(8) gives the higher bound for |eL [n]| and |eT [n]|. Then, to assert459
a case (a) transition, the measured errors must be in the range460
0 < |eL [n]| ≤ VH Δ 0 < |eT [n]| ≤ (1 − VL )Δ. (9)
Once case (a) is detected, the error signals are corrected. The461
normalized areas under the triangles are AL [n] = τL [n]/2 and462
AT [n] = τT [n]/2. Replacing (8) and equating the shaded areas463












2(1 − VL ) .
(10)
For cases (b) and (c), the normalized voltage at the parasitic465
capacitance does not reach 1 V (or 0 V for the trailing edge)466
during the dead-time period. This results in a triangular transi-467
tion shape with a height lower than 1 for the leading edge and468
in a trapezoid for the trailing edge. In these cases, the normal-469
ized length of the bases is fixed as follows: τT [n] = τL [n] = Δ.470
From a circuital perspective, when the end of the dead-time pe-471
riod is reached, the corresponding power switch turns ON and472
the parasitic capacitance is either rapidly charged or discharged473
through a low-impedance path to the power source.474
Case (b): The normalized voltage of the parasitic capacitance475
at the end of the dead-time period is higher than VH but lower476
than 1 for the leading edge and is lower than VL for the trailing477
edge. An example is shown in Fig. 13(b). This case could be478
detected from eL [n] and eT [n], since the threshold levels VH479
and VL are crossed before the end of the dead-time period.480
Considering the transition in the border condition between cases481
(a) and (b), to assert a case (b) transition, the measured errors482
must be in the range483
VH Δ < |eL [n]| < Δ (1 − VL )Δ < |eT [n]| < Δ. (11)
For the leading edge, the height of the triangle is ΔVH /484
|eL [n]|, which can be used to compute its area AL [n] = Δ2VH /485
(2|eL [n]|). For the trailing edge, the height of the right side486
of the trapezoid is 1 − Δ(1 − VL )/|eT [n]|, which can be used487
to compute its area as AT [n] = Δ − Δ2(1 − VL )/(2|eT [n]|).488
Equating the gray areas in Fig. 13(b), the correction for the489
duty-cycle error signal is 490
êL [n] = Δ − Δ
2VH
2eL [n]
êT [n] = Δ − Δ
2(1 − VL )
2eT [n]
. (12)
Case (c): In (i) in Fig. 13(c), the height of the triangle is lower 491
than VH and the length of the right side of the trapezoid is greater 492
than VL . This case cannot be detected using the comparator 493
output p̂(t), since, as shown in (ii) in Fig. 13(c), the leading and 494
trailing edges will be interpreted as a typical dead-time error 495
|eL [n]| = |eT [n]| = Δ. However, the error that is introduced 496
when ignoring this case can be bounded. In the worst case 497
for the leading edge, the triangle will have a height of VH 498
[limit between cases (b) and (c)], which gives an area AL [n] = 499
VH Δ/2. This gives an equivalent error êL [n] = (1 − VH /2)Δ. 500
Then, the measurement error produced by ignoring case (c) is 501
bounded by 502
|eL [n] − êL [n]| ≤ ΔVH2 . (13)
For the trailing edge, the worst case is attained if the right 503
side of the trapezoid equals VL , which gives an area for the 504
trapezoid AT [n] = (1 + VL )Δ/2, giving an equivalent error 505
êT [n] = Δ(1 + VL )/2 bounding the error as 506
|eT [n] − êT [n]| ≤ Δ(1 − VL )2 . (14)
In other words, given the results in (13) and (14), the worst duty- 507
cycle measurement error produced by not taking into account 508
case (c) for typical values of VH ≈ 0.8 and VL ≈ 0.3 is bounded 509
by 0.4Δ and 0.35Δ, respectively. 510
To summarize, once the errors are corrected, êT ,L [n] are used 511
to compute the DTDS algorithm, indicated with the “V-s comp” 512
block in Fig. 4. A similar approach was proposed in [18] but 513
using a current measurement and a lookup table that relates the 514
magnitude of this current and the slope of the slow transitions. 515
In our proposed method, only VL and VH are needed, which 516
could be determined from the datasheet of the Schmitt trigger 517
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Fig. 14. Discontinuous conduction during dead-time for Δ% = 5%. Upper
trace: SN (scaled with a resistor divider). Lower trace: output of the compara-
tor. Several instances of the signals shown using the high-persistence mode
of the oscilloscope. Arrows indicate the point at which conduction becomes
discontinuous. X -axis: time 200 ns/div. Y -axis: voltage 1 V/div.
Fig. 15. THD+N% as a function of dead-time Δ% for sinusoidal inputs of
(a) 1 kHz and (b) 60 Hz.
B. Discontinuous Conduction Mode During Dead-Time519
Continuous conduction during dead-time must be guaranteed520
in the sense that the inductance should have enough energy to521
keep the freewheeling diodes conducting during dead-time. For522
very large values of dead-time or very small values of induc-523
tance, this may not be the case. Fig. 14 shows a measurement524
for a large value of Δ% = 5% dead-time, in which discontin-525
uous conduction is observed in some of the transitions. In this526
case, the performance will be reduced compared to continuous527
conduction, but, as shown in next section, distortion will still be528
reduced.529
Fig. 16. For (a) and (b), top scope trace (C4) voltage p(t) (single leg) filtered;
bottom scope trace (C1) io (t). Input 60-Hz signal and dead-time Δ% = 2.6%.
Uncorrected output (a) shows amplitude reduction and waveform distortion
resulting in a THD+N = 3.4%. The DTDS algorithm restores the amplitude
and reduces the distortion to THD+N = 0.4%. X -axis: time 5 ms/div. Y -axis:
2.5 V/div (C4), 1 A/div (C1). (a) Without DTDS. (b) With DTDS.
C. DTDS Results 530
To show the performance of the DTDS algorithm, the THD+N 531
was measured. The PWM frequency is fixed at 50 kHz, while the 532
dead-time varies from Δ% = 0.13% to Δ% = 3%. The results 533
are shown in Fig. 15(a) for a 1-kHz input signal and in Fig. 15(b) 534
for a 60-Hz signal using the combined comb and high-pass filter 535
given by (7). The THD+N is computed in the frequency range 0– 536
6 kHz for both signals, using 6 and 60 harmonics, respectively. 537
This is the frequency range, in which distortion and noise are 538
expected to be reduced, since the system function H(z) (7) 539
attenuates the errors in this frequency range. 540
The DTDS results are shown in Fig. 15 with the area com- 541
pensation proposed in (10) disabled and enabled. For the two 542
input frequencies, a reduction of approximately one order of 543
magnitude in the THD+N was achieved. When the area com- 544
pensation approach is used, the THD+N is generally further 545
reduced. For large dead-times, a slight increase is observed; 546
this could be attributed to the discontinuous conduction ex- 547
plained before: for dead-time values around Δ% > 2.3%, the 548
phenomenon depicted in Fig. 14 begins to manifest, but despite 549
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Fig. 17. Reduction of RMS value (in %) as a function of dead-time (Δ%) for
sinusoidal inputs of (a) 1 kHz and (b) 60 Hz.
(either with the area compensation enabled or disabled). No no-551
ticeable improvements were measured when also detecting the552
slow transition in case (b) (see Fig. 12) and using the area com-553
pensation in (12); this is attributed to the fact that there is a small554
error in considering case (b) as part of case (a), and this small555
difference is masked by other noise sources such as limited time556
resolution557
For the minimum applicable dead-time allowed by the558
MOSFETs used, ΔTs ≈ 26.7 ns (Δ% = 0.13%), and the 1-kHz559
input signal, the THD+N is 0.17518% without DTDS and re-560
duced to 0.02665% when using DTDS plus area compensation.561
These distortion levels are comparable to those achieved with a562
similar experimental setup [21] but without an inductive load,563
which is the responsible for dead-time distortion.564
For a dead-time Δ% = 2.6%, the time-domain results can565
be seen in Fig. 16, which shows the filtered voltage waveform566
produced in one leg of the inverter and the inductance current567
measured with a current probe. Without the DTDS, the dead-568
time distortion produced in the voltage waveform during the569
zero crossings of io(t) is clearly appreciated (THD+N 3.4%),570
while this distortion is reduced to 0.4% with DTDS and cannot571
be appreciated in the oscilloscope measurement.572
The normalized RMS value of the demodulated voltage wave-573
form as a function of dead-time is shown in Fig. 17. The RMS574
reduction is well known as one of the most serious drawbacks of575
dead-time. The measured RMS value Rm is normalized using576
the modulation index mi of the sinusoidal and the dc voltage577
V+ as RMS% = [Rm /(miV+/
√
2)] × 100. When no algorithm578
is operating, the RMS value is reduced linearly with dead-time,579
achieving a reduction to almost 85% of the ideal value for Δ% =580
3%. When the DTDS is operating, the RMS is restored to around581
Fig. 18. Load step. Top scope trace (C4): load current io (t); bottom
scope trace: demodulated PWM signal (filtered). Input 60 Hz and dead-time
Δ% = 2%. X -axis: time 5 ms/div. Y -axis: 5 V/div (lower-trace), 1 A/div (C4).
(a) Without DTDS. (b) With DTDS.
98% of the ideal value and is kept almost constant and indepen- 582
dent of dead-time. The 2% difference is attributed to the voltage 583
drop during the switches’ ON-state (MOSFET ohmic region). 584
Finally, a load step change was carried out. For this test, 585
L = 3.77 mH, and a load step from 5 to 3.5 Ω was performed 586
(43% change). Results are shown in Fig. 18, where the output 587
current and the demodulated (filtered) PWM signal can be ob- 588
served. Fig. 18(a) and (b) shows the load step without and with 589
the DTDS algorithm. No stability issues are observed, and the 590
algorithm manages to remove the dead-time distortion before 591
and after the load step. 592
VI. CONCLUSION 593
A novel algorithm to reduce the distortion produced by dead- 594
time was presented. The algorithm uses a time-to-digital con- 595
verter to measure the pulsewidths in the power stage, and it has a 596
low computational complexity. The algorithm is fully digital and 597
does not require an analog–digital converter. No delay is added 598
in the signal path, which simplifies the design of additional outer 599
feedback loops. Experimental results show a reduction of one 600
order of magnitude in the THD+N and a restoration of the RMS 601
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Dead-Time Distortion Shaping1
Fernando Chierchie , Eduardo Emilio Paolini, and Leandro Stefanazzi2
Abstract—A fully digital algorithm to shape the spectrum of3
dead-time distortion in power inverters is presented. Dead-time is4
required to avoid short circuits of the power source by the legs of5
a power inverter due to the finite turn-ON and turn-OFF times of6
the switches. Dead-time modifies the pulsewidths of the pulsewidth7
modulated (PWM) signal causing high harmonic distortion. The8
proposed approach is based on the time-to-digital conversion of9
the pulsewidths at the output of the power stage and does not re-10
quire to measure the sign of the current, which is the preferred11
approach for dead-time compensation algorithms. The effect of12
the parasitic capacitance of the switching device that distorts the13
switching waveform is also analyzed and corrected. Furthermore,14
the quantization noise produced by digital PWM is also reduced15
by the proposed approach and has a minimal computational cost.16
Hardware-in-the-loop simulations are provided to show the effec-17
tiveness of the proposed approach, and experimental results using18
an H-bridge voltage-source inverter are included. A minimum total19
harmonic distortion plus noise (THD+N) of 0.027% was achieved20
for a 1-kHz input driving an inductive load.21
Index Terms—Dead-time, noise shaping (NS), pulsewidth mod-22
ulation (PWM), time encoding, total harmonic distortion (THD).23
I. INTRODUCTION24
SWITCHING voltage-source inverters with different ap-25 plications such as power waveform generation, switching26
amplifiers (class-D), and high-power electronic applications27
are very efficient but suffer from various noise and distortion28
problems. Digital pulsewidth modulation (PWM) intrinsically29
introduces distortion due to its nonlinear amplitude to time30
conversion; several solutions have been proposed in the31
literature [1]–[4]. Still, the power stage also introduces noise32
and distortion because of several physical limitations of its33
components [5]. Some of the most important phenomena are the34
following [6].35
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1) Power switches have finite turn-ON and turn-OFF times that 36
force the use of dead-times, affecting the time encoding 37
of the signal and introducing large levels of distortion. 38
2) The voltage drops in the ON-state of the power switches 39
decrease the efficiency and also introduce distortion. 40
3) Variations and disturbances in the dc power supply pro- 41
duce amplitude modulation in the output signal. 42
Dead-time is the main source of distortion, altering the loca- 43
tion of leading or trailing edges of the PWM signal. As shown in 44
[7], even a small dead-time of less than 1% of the PWM period 45
can cause large distortion levels. 46
Although different compensation methods have been pro- 47
posed, most of them require precise knowledge of the zero 48
crossings of the load current [8]–[10], which are difficult to de- 49
termine because of the measurement noise and the current ripple 50
that produces several successive zero crossings. 51
In [11], a feedback architecture has been proposed using 52
model-predictive control to shape the spectrum of power con- 53
verters. Although, initially, the performance was limited because 54
of the distortion produced by dead-time, a recent extension [12], 55
[13] addresses this problem. The method assumes that the dead- 56
time effect is periodic, which is useful for sinusoidal inverter 57
applications, but not for other applications with more complex 58
modulating signals. This approach requires a model-based ob- 59
server and for a digital implementation requires a variable sam- 60
pling step or a very high sampling frequency. A compensation 61
strategy based on an adaptive linear neuron was presented in 62
[14], and an approach based on a repetitive controller and fi- 63
nite impulse response (FIR) filters has recently been presented 64
in [15]. 65
The effects of dead-time are difficult to eliminate or reduce 66
even with a digital-feedback control loop. The high-frequency 67
content of the PWM signal requires antialias filters, which, in 68
turn, limits the feedback gain that can be used to reject dead-time 69
perturbation. This limitation occurs because the usual approach 70
is to compare the modulating signal with the demodulated PWM 71
signal (after a low-pass filter), i.e., the amplitude-encoded signal, 72
whereas the dead-time affects the time encoding of the PWM 73
signal. 74
In this paper, a fully digital algorithm that compares the ideal 75
with the actual duty cycle (measured at the power stage) is 76
proposed. The error arises from a comparison of timing errors 77
or pulsewidths rather than the standard amplitude comparison 78
of the demodulated PWM signal. Dead-time distortion shaping 79
(DTDS) techniques are proposed to displace the energy of the 80
distortion away from the frequency band of interest. The tech- 81
nique does not add delay in the signal path, and therefore, addi- 82
tional global feedback loops to compensate for other power stage 83
0885-8993 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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Fig. 1. Basic topology for the analysis of the dead-time.
imperfections can be used without compromising the stability.84
The proposed approach has low computational complexity re-85
quiring only a few multiplications and additions, which makes86
it possible to implement on a standard digital signal processor87
(DSP), a field-programmable gate array, or a digital integrated88
circuit.89
The proposed approach eliminates several problems associ-90
ated with previously reported dead-time compensation methods.91
1) The compensation is fully digital.92
2) No delay is introduced in the signal path.93
3) The sign of the load current is not required.94
4) The duty cycles are measured using a digital counter95
(time-to-digital converter); no analog–digital or digital–96
analog converters are needed.97
5) The compensation strategy is independent of the algorithm98
used for the PWM modulation.99
In Section II, the dead-time effect is explained and the100
duty-cycle error is defined. In Section III, the proposed DTDS101
algorithm is presented. Simulations are provided in Section IV,102
and experimental results with a power stage are presented in103
Section V.104
II. DEAD-TIME EFFECT105
The effects of dead-time can be explained with the help of106
Fig. 1. Two semiconductors switches S1 and S2 are connected107
in series conforming a leg of a power inverter. Each switch has108
freewheeling diodes D1 and D2 connected in parallel. To sim-109
plify the analysis, the dc power supply is assumed to have a110
normalized value of V+ = 1 V. The load ZL is connected be-111
tween the middle point of the leg and a dc voltage of V+/2 V,112
allowing the load current io(t) to be either positive or nega-113
tive. The analysis can be easily extended to H-bridge inverters,114
switching amplifiers, or three-phase inverters. In what follows,115
it is assumed that the energy in the inductance is enough to116
keep current conduction through the freewheeling diode during117
dead-time.118
Due to the nonideal behavior of the power transistors, it is119
necessary to add dead-time to ensure that one switch is com-120
pletely OFF before turning ON the complementary switch.121
The pulse former takes the normalized pulsewidths 0 ≤122
d[n] < 1 and produces the ideal PWM signal pid(t) (no dead-123
time), which has a PWM frequency of Fs = 1/Ts . Without124
loss of generality, we use double-edge symmetric PWM: the125
pulses of width d[n]Ts are centered around the PWM period.126
The “dead-time” block is in charge of generating the signals127
p1(t) and p2(t) that drive the upper and lower switches. Signal128
Fig. 2. Waveforms. (a) Ideal PWM signal. (b) Switches S1 and S2 control
signals. (c) Output current io (t) (average of io (t) shown with a dashed line).
(d) Output PWM signal.
p1(t) is generated by introducing a delay ΔTs in the rising edges 129
of pid(t), while p2(t) is obtained by complementing the signal 130
pid(t) and applying a delay of ΔTs seconds to the rising edges of 131
the resulting signal, where 0 ≤ Δ < 1 is the normalized dead- 132
time with Δ  1. Fig. 2(a) and (b) shows typical waveforms 133
for pid(t), p1(t), and p2(t). 134
The PWM signal p(t) is the power-amplified PWM signal. 135
During the dead-time intervals Δ, where both control signals 136
p1(t) and p2(t) are zero, p(t) depends on the sign of the load 137
current io(t), which, in turn, depends on the load impedance 138
ZL (s). If during the dead-time interval, io(t) > 0, then io(t) 139
flows through D2 and p(t) goes to 0 V (ground). On the other 140
hand, if io(t) < 0, the current circulates through D1 and p(t) 141
goes to V+ . Fig. 2(c) and (d) depicts qualitatively the current 142
io(t) showing also its averaged waveform (dashed) and the re- 143
sultant PWM signal p(t). 144
A. Duty-Cycle Error 145
As can be seen from the shaded areas in Fig. 2, the effect of 146
the dead-time is to shorten or enlarge the duty cycle d[n]Ts of 147
the ideal PWM signal pid(t) by a fixed value ΔTs resulting in 148
p(t). The actual pulses in p(t) are no longer symmetric as in 149
pid(t), resulting in baseband distortion. To model this disruption 150
in the symmetry of the pulses, we distinguish the normalized 151
“trailing-edge duty cycle” dT [n] from the normalized “leading- 152
edge duty cycle” dL [n], both of which are shown in Fig. 2(d). 153
They represent the semiduty cycle between the center of the ideal 154
pulse (half the PWM period) and the trailing and leading edges, 155
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Fig. 3. Standard NS algorithm.
d[n] = dT [n] + dL [n]. The trailing and leading edge errors are157
defined as158
eT [n] = dT [n] − d[n]/2
eL [n] = dL [n] − d[n]/2. (1)
III. DEAD-TIME DISTORTION SHAPING159
We start this section with a brief review of the noise-shaping160
(NS) technique [2].161
A. Overview of Standard NS162
NS is a technique used to displace the spectrum of additive163
noise to higher frequencies above the frequency band of inter-164
est. It has applications in digital–analog converters and digital165
PWM, where, usually, the sampling or PWM frequency is much166
higher than the maximum frequency of the input signal, and the167
error can be modeled as an additive noise signal source. The168
technique can be explained with the help of Fig. 3. The block169
Qb represents a distorting memoryless element, and its effect170
can be modeled as an additive noise e[n] that can be recov-171
ered by comparing the input and the output of this block. For172
quantization NS, Qb represents a b-bit quantizer.173
The error e[n] is recovered by subtracting the output and the174
input of the Qb block and then filtered with a filter with the z-175
transform G(z). In the z-transform domain, the NS input–output176
relation is given by177
DNS(z) = D(z) + E(z)(1 + G(z)) = D(z) + E(z)H(z)
(2)
where D(z), DNS(z), and E(z) are the transforms of d[n],178
dNS[n], and e[n], respectively. This equation reveals that: 1) the179
input D(z) passes unaltered to the output and 2) the spectrum180
of the noise source E(z) is shaped by H(z) = 1 + G(z). Since,181
from (2), the transfer function between the output DNS(z) and182
the input D(z) is DNS(z)/D(z) = 1, no delay is added in the183
path of the signal independently of the choice for G(z). This is184
an intrinsic characteristic of the NS technique.185
A typical choice for the filter is186
G(z) = H(z) − 1 (3)
with H(z) = (1 − z−1)K being a high-pass FIR filter. Gener-187
ally, the filter order is kept low, 3 ≤ K ≤ 5. For the NS algo-188
rithm to work properly, Fs must be several times higher than189
the bandwidth Fm of the input signal to ascertain that there is a190
frequency band between Fm and Fs/2 where the quantization191
noise is shaped.192
B. Dead-Time Distortion Shaping 193
The use of an NS structure for DTDS and design criteria for 194
the digital filter G(z) are discussed in this section. 195
The trailing and leading error signals eT ,L [n] can be 196
expressed as a function of the sign of the current io(t) at the 197
time instants of the ideal trailing and leading edges given by 198
tT [n] = (n + 0.5 + d[n]/2)Ts and tL [n] = (n + 0.5 − 199
d[n]/2)Ts , respectively, giving eT ,L [n] = −(Δ/2)(1 ± 200
sgn (io (tT ,L [n]))). Dead-time affects either the rising and/or 201
the falling edge of the pulse, and the error signal depends on 202
the sign of the current on the same PWM period (memoryless 203
distortion). The ideal duty cycle d[n] is affected by an additive 204
noise eT ,L [n], which results in the actual semiduty cycles 205
dT ,L [n] = d[n]/2 + eT ,L [n]. Due to this modeling of the 206
dead-time distortion as an additive noise source, it is possible 207
to apply the NS structure to shape its spectrum. 208
The error can be computed using the sign function and the out- 209
put current, but, in our approach, eT ,L [n] is directly computed 210
using (1) and the measurement of dT ,L [n] without measuring 211
the current or its sign. Under normal operating conditions, if the 212
inductance keeps the current io(t) circulating through the diodes 213
during dead-time, the errors eT [n] and eL [n] have a fixed am- 214
plitude: eT [n] is either 0 or Δ and eL [n] is either 0 or −Δ. The 215
errors eT [n] and eL [n] take either of the two possible values de- 216
pending on the sign of the current io(t), which, in turn, depends 217
on the load impedance ZL and the input duty cycles d[n], i.e., 218
the errors eT [n] and eL [n] are correlated with the input signal. 219
For periodic signals, such as sinusoids, this correlation results in 220
an spectra of eT ,L [n] with the energy content in the harmonics 221
of the fundamental frequency, which, in turn, produces output 222
voltages p(t) and currents io(t) with harmonic distortion. 223
Dead-time modifies the pulsewidth but also produces pulses 224
that are asymmetric with respect to the center of the PWM 225
period, which results in the generation of harmonics. The pro- 226
posed architecture uses a double NS loop: one for the trailing 227
edge dT [n] and the other for the leading edge dL [n]. 228
A block diagram is shown in Fig. 4. The PWM signal p(t) 229
is scaled (resistor divider) and passed through a Schmitt-trigger 230
comparator to obtain p̂(t). The duty cycles dT [n] and dL [n] 231
are measured using a time-to-digital converter, usually imple- 232
mented with a high-speed counter in a DSP implementation. 233
The measurements are available with one sample delay noted 234
as dT [n − 1] and dL [n − 1]. The z−1 block is used to equalize 235
for this delay. Since G(z) = H(z) − 1 and H(z) is an FIR filter 236
of the form H(z) = 1 + h[1]z−1 + h[2]z−2 + · · · + h[N ]z−N , 237
then G(z) = h[1]z−1 + h[2]z−2 + · · · + h[N ]z−N has an in- 238
trinsic one sample delay. Defining the DTDS filter as 239
zG(z) = h[1] + h[2]z−1 + · · · + h[N ]z−N +1 (4)
the measurement delay and the z−1 block shown in Fig. 4 do 240
not introduce any additional delay to the error filter G(z): the 241
measurement delay is used as the intrinsic filter delay. 242
The duty cycles dDSL [n] and d
DS
T [n] computed with the DTDS 243
algorithm are then passed to the pulse former block, which is 244
a standard double-update digital PWM modulator that updates 245
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Fig. 4. Complete DTDS block diagram.
to account for the leading edge and at half for the trailing-edge247
update because the rising and falling edges need to be adjusted248
independently. The “V-s comp” block shown in Fig. 4 is used249
to circumvent some practical issues and will be explained in250
Section V-A1.251
One advantage of the proposed approach is that since the252
measured duty-cycles account for both the dead-time effect and253
the duty-cycle quantization due to finite resolution in the digital254
PWM modulator, both noises are shaped by H(z). Another255
advantage is that since there is no delay introduced in the signal256
path [see (2)], additional outer feedback loops could be used to257
compensate for other perturbations.258
C. DTDS Filter for Nonperiodic Inputs259
For arbitrary (band-limited to Fm  Fs) discrete-time sig-260
nals that are not periodic, dead-time will produce error signals261
eT [n] and eL [n], whose spectrum spread over the frequency262
band 0 to Fs/2. This could be the case of a switching amplifier263
or an arbitrary power waveform generator. The standard high-264
pass filter H(z) = (1 − z−1)K can be used to shape dead-time265
distortion. For K = 4, we have266
H(z) = 1 − 4z−1 + 6z−2 + −4z−3 + z−4
zG(z) = −4 + 6z−1 + −4z−2 + z−3 . (5)
For this case, the bandwidth (Fm , Fs/2) is used to shape the267
distortion out of the band of interest. The PWM frequency Fs268
should be several times higher than the maximum frequency Fm269
of the input: typical values of Fs/Fm are 10 or higher.270
D. DTDS Filter for Periodic Inputs271
When the input is a periodic signal with the fundamental272
frequency Fm = Fs/N , as in the case of power dc–ac inverters,273
where the energy of the duty-cycle errors eT [n] and eL [n] is274
concentrated in the harmonics of the input signal, a better choice275
is a comb filter with zeros of its transfer function at Fm and its276
harmonics below Fs/2. A straightforward implementation is277
zG(z) = −z−N +1 (6)
Fig. 5. Magnitude of the frequency responses of the proposed filters for H (z)
and zG(z). (a) |H (z)| with z = ejω . (b) |zG(z)| with z = ejω .
with N = Fs/Fm . This comb filter requires no multiplications 278
and only a buffer for storing N − 1 past samples of the input. 279
When other noise sources are present, such as quantization 280
noise of the duty-cycles, a combination of the high-pass standard 281
filter (3) and the comb filter (6) can be used. The system function 282
of such a filter using a high-pass filter of order K = 5 is 283
zG(z) = − 4 + 6z−1 − 4z−2 + z−3 − z−N +1 + 4z−N
− 6z−N −1 + 4z−N −2 − z−N −3 . (7)
This filter can be implemented using a buffer for storing 284
N + 3 samples and computing only three products because of 285
the symmetry of its coefficients. 286
The magnitude of the frequency responses for the three types 287
of proposed filters H(z) is shown in Fig. 5(a) for N = Fs/Fm 288
= 50. The magnitude of zG(z) is also shown in Fig. 5(b), as 289
described by (6); for the comb filter, zG(z) becomes a pure 290
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Fig. 6. Timing diagram of the DTDS algorithm.
E. Implementation and Timing292
Fig. 6 shows a timing diagram of the DTNS algorithm imple-293
mentation. The leading edge dL [n] and the trailing edge dT [n]294
are measured in the power stage during each corresponding half295
PWM period. Usually, many DSPs have built-in modules that296
can be configured to measure time events [16], which can be297
used as the time-to-digital converter in Fig. 4. The measured298
values are available during the next half PWM period for the299
computation of the DTDS algorithm. For example, the measure-300
ment of dL [n] is available at (n + 0.5)Ts and the measurement301
of dT [n] at (n + 1)Ts . Once they are available, the other half of302
the PWM period can be used to compute the DTNS algorithm.303
In other words, when the leading edge is being measured, the304
trailing-edge DTDS is being computed and vice versa.305
The resulting duty cycles dDSL [n + 1] and d
DS
T [n + 1] are avail-306
able before the beginning of the next semiperiod at (n + 1)Ts307
and (n + 1.5)Ts , respectively. Thus, the new PWM period308
can be updated with the duty-cycle values dDSL [n + 1] and309
dDST [n + 1], which will result in the actual PWM signal in the310
power stage with duty cycles dL [n + 1] and dT [n + 1], and the311
algorithm starts all over again.312
Two types of experimental results are presented in this paper:313
one with a simulation of the power stage (hardware-in-the-loop314
(HIL) simulation) and the other using an actual power stage.315
In both cases, the DTDS algorithm is running in real time on a316
DSP (TMS320F28335).317
IV. HIL SIMULATION318
In this experience, the dead-time effect and the load are sim-319
ulated, and no actual power stage is used. The algorithm is320
running in real time on the DSP implemented, as shown in321
Fig. 7, with the timing shown in Fig. 6. The duty cycles d[n]322
corresponding to one period of the input signal are stored in a323
table. These duty cycles are used as input to the DTDS algo-324
rithm and also for the load and dead-time simulator. This block325
uses the duty cycles to compute the averaged output current us-326
ing a dynamical-discrete-time model for the impedance of the327
load. The sign of the simulated current is used by the simula-328
tor to modify independently the leading and trailing edges in329
the PWM modulator block according to the freewheeling diode330
Fig. 7. Hardware-in-the-loop simulation.
conduction produced during dead-time and analyzed previously. 331
The actual PWM signal is feedback into a digital input (capture 332
unit [16]) using a cable to measure both the rising and falling 333
edges with respect to the center of the PWM period. These mea- 334
surements are used by the DTDS to compute the duty cycles 335
dDST [n] and d
DS
L [n]. 336
This HIL simulation permits to verify the operation of the 337
algorithm in real time. It also allows us to check the proposed 338
scheme for duty-cycle measurement using the capture unit of the 339
DSP, which includes the finite resolution of the digital counter. 340
At the same time, it is useful to verify the validity of the pro- 341
posed approach under controlled conditions: the assumption of 342
continuous conduction of the freewheeling diodes during dead- 343
time is verified, and other parasitic effects of the power stage are 344
avoided (in the following section, the impact of those practical 345
phenomena is analyzed in detail). 346
The simulated load ZL (s) is an LCR low-pass filter with val- 347
ues L = 200 μH, C = 0.2 μF, and R = 4 Ω; for the HIL sim- 348
ulation, the second-order transfer function was converted into 349
a discrete-time equivalent using the zero-order hold approxi- 350
mation. The input is a 1-kHz sinusoidal signal and the PWM 351
frequency is Fs = 50 kHz. A dead-time value of ΔTs = 200 ns 352
that represents a Δ[%] = 1% of the PWM period was set. To 353
evaluate the performance of the DTDS, the PWM was low-pass 354
filtered, and its frequency spectrum was computed using the 355
AP-2700 signal analyzer. The results of the HIL simulation are 356
shown in Fig. 8. Without DTDS, the spectra reveal the pattern of 357
harmonics produced by dead-time. Fig. 8(b) and (c) shows the 358
performance of the algorithm using two different filters: the first 359
one is a comb filter (6), and the second one is the combination of 360
the high-pass and comb filter (7). In both cases, the harmonics 361
related to dead-time are eliminated. Certain amount of noise 362
floor is present for both filters, but, in the case of the combined 363
filter, the noise is shaped into high frequencies, leaving a fre- 364
quency band between 0 and 6 kHz with reduced noise floor. This 365
noise is caused by the finite resolution of the PWM modulator 366
and of the capture unit used to measure the pulsewidths. 367
V. EXPERIMENTAL RESULTS WITH A POWER STAGE 368
An H-bridge converter with each leg implemented with 369
MOSFETs that include the freewheeling diodes was used. The 370
dc voltage is V+ = 13.5 V. The load is a series resistance plus 371
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Fig. 8. Measured baseband spectra of the PWM signal for simulated load and
dead-time effect (HIL). The input is a sinusoidal signal of 1 kHz, the PWM
frequency is 50 kHz, and the dead-time is Δ% = 1%. X -axis: frequency in
hertz; Y -axis: normalized dB units. (a) Without DTDS: dead-time distortion.
(b) DTDS: comb filter. (c) DTDS: comb + high-pass filter.
feedback only in one of the legs of the H-bridge, and comple-373
mentary control signals are used to drive the other leg. Other374
parameters are those of the HIL simulation. The dead-time value375
varies for different experiences. A photograph of the experimen-376
tal setup is shown in Fig. 9. The instruments used for the exper-377
imental test are Oscilloscope LeCroy WaveRunner 204MXi-A378
2 GHz-10 GS, Agilent E3646A 60-W dual-output power supply,379
the AP SYS2722 digital signal analyzer for spectrum and to-380
tal harmonic distortion plus noise (THD+N) measurements, the381
SRS SIM965 analog filter for PWM demodulation, Tektronic382
A622 current probe 100 mV/A. The main devices of the power383
stage are the MCP14700 dual-input synchronous MOSFET driver,384
IRF8313 power MOSFETs (VDS(max) = 30 V and ID (max) = 8 A),385
and the SN74AHC1G14 Schmitt-trigger gate to measure the386
PWM signal.387
Fig. 9. Experimental setup: DSP, power stage, and load.
A. Effect of the Parasitic Capacitance in the Switching Node 388
During the zero crossing of the load current, when its magni- 389
tude is small, the parasitic capacitance of the switching devices 390
affects the transition of the PWM signal p(t) in the switching 391
node (SN) [17]–[20]. The effect is analyzed separately for the 392
rising and falling edges with the help of Fig. 10, which exhibits 393
the parasitic capacitance of the switching devices. 394
For the rising edge, and before the dead-time interval, capaci- 395
tor C2 is discharged and C1 charged. For io > 0 [see Fig. 10(a)], 396
the switch S2–D2 was conducting, and this behavior continues 397
during dead-time. After dead-time, S1 turns ON, C1 is short 398
circuited, and the SN switches to its high level. However, for 399
io < 0 [see Fig. 10(b)], capacitor C1 must discharge before 400
diode D1 can conduct the negative output current: if io  0 (its 401
magnitude is high), the discharge of C1 is fast and the transition 402
occurs at the beginning of dead-time, as expected. For io ≈ 0, 403
the discharge is slow and the transition time from low to high 404
depends on the magnitude of io . Fig. 10(b) depicts different pos- 405
sible slopes for the transition. If the slope is below V+/Δ, the 406
dead-time interval finishes, S1 turns ON, and the SN switches to 407
V+ . In short, for the raising edge and positive values of io , the 408
rise time can be considered almost independent of the magni- 409
tude of the current. On the other hand, for io < 0, the rise time 410
increases for lower magnitudes of io . A similar analysis can be 411
carried out for the falling edge, as depicted in Fig. 10(c) and (d). 412
Fig. 11 shows a high-persistence measurement of the voltages 413
after the resistor divider (p(t) scaled) and after the Schmidt- 414
triggered buffer (p̂(t)), as indicated in Fig. 4. Most of the tran- 415
sitions are concentrated at the beginning or at the end of the 416
dead-time (|eL,T [n]| is 0 or Δ), but some of them occur slowly 417
due to the effect of the parasitic capacitance. Also indicated in 418
Fig. 11 is the small delay added by the Schmidt-trigger com- 419
parator. 420
1) Volt–Second Compensation for Slow Transitions: We as- 421
sume that the charging and discharging of the capacitor can 422
be approximated with a straight line, as suggested by the mea- 423
surements in Fig. 11. The basic idea is that the area under the 424
triangle or trapezoid produced by the slow transition is assigned 425
to an equivalent “corrected pulse” with the same area. The po- 426
sition of the corrected edge slightly differs from the position 427
of the logic buffer output p̂(t), which is the measured signal. 428
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Fig. 10. Switching node waveform during dead-time taking into account parasitic capacitance of the switching devices. (a) Rising edge, io > 0. (b) Rising edge,
io < 0. (c) Falling edge, io > 0. (d) Falling edge, io < 0.
Fig. 11. Upper trace: switch node (scaled with resistor divider). Lower trace:
output of comparator. Several instances of the signals are shown using the high
persistence of the oscilloscope. X -axis: time 50 ns/div. Y -axis: voltage 1 V/div.
(a) Leading-edge. (b) Trailing-edge.
Δ (with no capacitive effect), a measurement of the error of430
less than Δ (|eT ,L [n]| < Δ) is indicative of a slow transition.431
Therefore, the area correction described here is only applied if
Q1
432
0 < |eT ,L [n]| < Δ.433
Fig. 12. All three possible regions for slow transitions in p(t) during low-
magnitude output current.
To compensate for the parasitic capacitance effect, three cases 434
should be considered, as shown in Fig. 12 and indicated as 435
(a)–(c). The cases are identified based on the duty-cycle error 436
measurement eL [n] and eT [n] and also VL and VH , which are 437
the normalized high-to-low and low-to-high threshold values of 438
the Schmitt trigger. All magnitudes involved in the analysis are 439
normalized. 440
Case (a): The peak of the triangle reaches the normalized bus 441
voltage of 1 V (or 0 V for the trailing edge) before the end of the 442
dead-time period Δ. A particular example of case (a) is shown in 443
Fig. 13(a). The normalized height of the triangle is always 1, and 444
the normalized bases of the leading- and trailing-edge triangles 445
τL [n] and τT [n] are defined as the time that takes to charge 446
(discharge) the SN capacitance from 0 to 1 (1 to 0) divided 447
by the switching period, as indicated in (i) in Fig. 13(a). The 448
leading- and trailing-edge normalized errors eL [n] and eT [n] 449
are indicated in (ii) in Fig. 13(a). Assuming that the voltage 450
waveforms of the charge/discharge of the parasitic capacitor 451
can be approximated by the shapes shown in (i) in Fig. 13(a), 452










(1 − VL )
|eT [n]| . (8)
To detect that a slow PWM transition is under case (a), the 455
limit between regions (a) and (b) should be considered. At this 456
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Fig. 13. Area correction to compensate measurements of slow transitions. (a)–(c) show examples for the three possible regions. The waveforms in each subfigure
are (i) normalized voltage at SN p(t)/V+ , (ii) normalized Schmitt-trigger output p̂(t)/3.3 V, and (iii) equivalent PWM signal with corrected errors.
period as follows: τT [n] = τL [n] = Δ. Replacing this result in458
(8) gives the higher bound for |eL [n]| and |eT [n]|. Then, to assert459
a case (a) transition, the measured errors must be in the range460
0 < |eL [n]| ≤ VH Δ 0 < |eT [n]| ≤ (1 − VL )Δ. (9)
Once case (a) is detected, the error signals are corrected. The461
normalized areas under the triangles are AL [n] = τL [n]/2 and462
AT [n] = τT [n]/2. Replacing (8) and equating the shaded areas463












2(1 − VL ) .
(10)
For cases (b) and (c), the normalized voltage at the parasitic465
capacitance does not reach 1 V (or 0 V for the trailing edge)466
during the dead-time period. This results in a triangular transi-467
tion shape with a height lower than 1 for the leading edge and468
in a trapezoid for the trailing edge. In these cases, the normal-469
ized length of the bases is fixed as follows: τT [n] = τL [n] = Δ.470
From a circuital perspective, when the end of the dead-time pe-471
riod is reached, the corresponding power switch turns ON and472
the parasitic capacitance is either rapidly charged or discharged473
through a low-impedance path to the power source.474
Case (b): The normalized voltage of the parasitic capacitance475
at the end of the dead-time period is higher than VH but lower476
than 1 for the leading edge and is lower than VL for the trailing477
edge. An example is shown in Fig. 13(b). This case could be478
detected from eL [n] and eT [n], since the threshold levels VH479
and VL are crossed before the end of the dead-time period.480
Considering the transition in the border condition between cases481
(a) and (b), to assert a case (b) transition, the measured errors482
must be in the range483
VH Δ < |eL [n]| < Δ (1 − VL )Δ < |eT [n]| < Δ. (11)
For the leading edge, the height of the triangle is ΔVH /484
|eL [n]|, which can be used to compute its area AL [n] = Δ2VH /485
(2|eL [n]|). For the trailing edge, the height of the right side486
of the trapezoid is 1 − Δ(1 − VL )/|eT [n]|, which can be used487
to compute its area as AT [n] = Δ − Δ2(1 − VL )/(2|eT [n]|).488
Equating the gray areas in Fig. 13(b), the correction for the489
duty-cycle error signal is 490
êL [n] = Δ − Δ
2VH
2eL [n]
êT [n] = Δ − Δ
2(1 − VL )
2eT [n]
. (12)
Case (c): In (i) in Fig. 13(c), the height of the triangle is lower 491
than VH and the length of the right side of the trapezoid is greater 492
than VL . This case cannot be detected using the comparator 493
output p̂(t), since, as shown in (ii) in Fig. 13(c), the leading and 494
trailing edges will be interpreted as a typical dead-time error 495
|eL [n]| = |eT [n]| = Δ. However, the error that is introduced 496
when ignoring this case can be bounded. In the worst case 497
for the leading edge, the triangle will have a height of VH 498
[limit between cases (b) and (c)], which gives an area AL [n] = 499
VH Δ/2. This gives an equivalent error êL [n] = (1 − VH /2)Δ. 500
Then, the measurement error produced by ignoring case (c) is 501
bounded by 502
|eL [n] − êL [n]| ≤ ΔVH2 . (13)
For the trailing edge, the worst case is attained if the right 503
side of the trapezoid equals VL , which gives an area for the 504
trapezoid AT [n] = (1 + VL )Δ/2, giving an equivalent error 505
êT [n] = Δ(1 + VL )/2 bounding the error as 506
|eT [n] − êT [n]| ≤ Δ(1 − VL )2 . (14)
In other words, given the results in (13) and (14), the worst duty- 507
cycle measurement error produced by not taking into account 508
case (c) for typical values of VH ≈ 0.8 and VL ≈ 0.3 is bounded 509
by 0.4Δ and 0.35Δ, respectively. 510
To summarize, once the errors are corrected, êT ,L [n] are used 511
to compute the DTDS algorithm, indicated with the “V-s comp” 512
block in Fig. 4. A similar approach was proposed in [18] but 513
using a current measurement and a lookup table that relates the 514
magnitude of this current and the slope of the slow transitions. 515
In our proposed method, only VL and VH are needed, which 516
could be determined from the datasheet of the Schmitt trigger 517
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Fig. 14. Discontinuous conduction during dead-time for Δ% = 5%. Upper
trace: SN (scaled with a resistor divider). Lower trace: output of the compara-
tor. Several instances of the signals shown using the high-persistence mode
of the oscilloscope. Arrows indicate the point at which conduction becomes
discontinuous. X -axis: time 200 ns/div. Y -axis: voltage 1 V/div.
Fig. 15. THD+N% as a function of dead-time Δ% for sinusoidal inputs of
(a) 1 kHz and (b) 60 Hz.
B. Discontinuous Conduction Mode During Dead-Time519
Continuous conduction during dead-time must be guaranteed520
in the sense that the inductance should have enough energy to521
keep the freewheeling diodes conducting during dead-time. For522
very large values of dead-time or very small values of induc-523
tance, this may not be the case. Fig. 14 shows a measurement524
for a large value of Δ% = 5% dead-time, in which discontin-525
uous conduction is observed in some of the transitions. In this526
case, the performance will be reduced compared to continuous527
conduction, but, as shown in next section, distortion will still be528
reduced.529
Fig. 16. For (a) and (b), top scope trace (C4) voltage p(t) (single leg) filtered;
bottom scope trace (C1) io (t). Input 60-Hz signal and dead-time Δ% = 2.6%.
Uncorrected output (a) shows amplitude reduction and waveform distortion
resulting in a THD+N = 3.4%. The DTDS algorithm restores the amplitude
and reduces the distortion to THD+N = 0.4%. X -axis: time 5 ms/div. Y -axis:
2.5 V/div (C4), 1 A/div (C1). (a) Without DTDS. (b) With DTDS.
C. DTDS Results 530
To show the performance of the DTDS algorithm, the THD+N 531
was measured. The PWM frequency is fixed at 50 kHz, while the 532
dead-time varies from Δ% = 0.13% to Δ% = 3%. The results 533
are shown in Fig. 15(a) for a 1-kHz input signal and in Fig. 15(b) 534
for a 60-Hz signal using the combined comb and high-pass filter 535
given by (7). The THD+N is computed in the frequency range 0– 536
6 kHz for both signals, using 6 and 60 harmonics, respectively. 537
This is the frequency range, in which distortion and noise are 538
expected to be reduced, since the system function H(z) (7) 539
attenuates the errors in this frequency range. 540
The DTDS results are shown in Fig. 15 with the area com- 541
pensation proposed in (10) disabled and enabled. For the two 542
input frequencies, a reduction of approximately one order of 543
magnitude in the THD+N was achieved. When the area com- 544
pensation approach is used, the THD+N is generally further 545
reduced. For large dead-times, a slight increase is observed; 546
this could be attributed to the discontinuous conduction ex- 547
plained before: for dead-time values around Δ% > 2.3%, the 548
phenomenon depicted in Fig. 14 begins to manifest, but despite 549
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Fig. 17. Reduction of RMS value (in %) as a function of dead-time (Δ%) for
sinusoidal inputs of (a) 1 kHz and (b) 60 Hz.
(either with the area compensation enabled or disabled). No no-551
ticeable improvements were measured when also detecting the552
slow transition in case (b) (see Fig. 12) and using the area com-553
pensation in (12); this is attributed to the fact that there is a small554
error in considering case (b) as part of case (a), and this small555
difference is masked by other noise sources such as limited time556
resolution557
For the minimum applicable dead-time allowed by the558
MOSFETs used, ΔTs ≈ 26.7 ns (Δ% = 0.13%), and the 1-kHz559
input signal, the THD+N is 0.17518% without DTDS and re-560
duced to 0.02665% when using DTDS plus area compensation.561
These distortion levels are comparable to those achieved with a562
similar experimental setup [21] but without an inductive load,563
which is the responsible for dead-time distortion.564
For a dead-time Δ% = 2.6%, the time-domain results can565
be seen in Fig. 16, which shows the filtered voltage waveform566
produced in one leg of the inverter and the inductance current567
measured with a current probe. Without the DTDS, the dead-568
time distortion produced in the voltage waveform during the569
zero crossings of io(t) is clearly appreciated (THD+N 3.4%),570
while this distortion is reduced to 0.4% with DTDS and cannot571
be appreciated in the oscilloscope measurement.572
The normalized RMS value of the demodulated voltage wave-573
form as a function of dead-time is shown in Fig. 17. The RMS574
reduction is well known as one of the most serious drawbacks of575
dead-time. The measured RMS value Rm is normalized using576
the modulation index mi of the sinusoidal and the dc voltage577
V+ as RMS% = [Rm /(miV+/
√
2)] × 100. When no algorithm578
is operating, the RMS value is reduced linearly with dead-time,579
achieving a reduction to almost 85% of the ideal value for Δ% =580
3%. When the DTDS is operating, the RMS is restored to around581
Fig. 18. Load step. Top scope trace (C4): load current io (t); bottom
scope trace: demodulated PWM signal (filtered). Input 60 Hz and dead-time
Δ% = 2%. X -axis: time 5 ms/div. Y -axis: 5 V/div (lower-trace), 1 A/div (C4).
(a) Without DTDS. (b) With DTDS.
98% of the ideal value and is kept almost constant and indepen- 582
dent of dead-time. The 2% difference is attributed to the voltage 583
drop during the switches’ ON-state (MOSFET ohmic region). 584
Finally, a load step change was carried out. For this test, 585
L = 3.77 mH, and a load step from 5 to 3.5 Ω was performed 586
(43% change). Results are shown in Fig. 18, where the output 587
current and the demodulated (filtered) PWM signal can be ob- 588
served. Fig. 18(a) and (b) shows the load step without and with 589
the DTDS algorithm. No stability issues are observed, and the 590
algorithm manages to remove the dead-time distortion before 591
and after the load step. 592
VI. CONCLUSION 593
A novel algorithm to reduce the distortion produced by dead- 594
time was presented. The algorithm uses a time-to-digital con- 595
verter to measure the pulsewidths in the power stage, and it has a 596
low computational complexity. The algorithm is fully digital and 597
does not require an analog–digital converter. No delay is added 598
in the signal path, which simplifies the design of additional outer 599
feedback loops. Experimental results show a reduction of one 600
order of magnitude in the THD+N and a restoration of the RMS 601





CHIERCHIE et al.: DEAD-TIME DISTORTION SHAPING 11
REFERENCES603
[1] J. Goldberg and M. Sandler, “Pseudo-natural pulse width modulation for604
high accuracy digital-to-analogue conversion,” Electron. Lett., vol. 27,605
no. 16, pp. 1491–1492, Aug. 1991.606
[2] C. Pascual, Z. Song, P. Krein, D. Sarwate, P. Midya, and W.607
Roeckner, “High-fidelity PWM inverter for digital audio amplification:608
Spectral analysis, real-time DSP implementation, and results,” IEEE609
Trans. Power Electron., vol. 18, no. 1, pp. 473–485, Jan. 2003.610
[3] F. Chierchie, E. Paolini, L. Stefanazzi, and A. Oliva, “Simple real-time611
digital PWM implementation for class-D amplifiers with distortion-free612
baseband,” IEEE Trans. Ind. Electron, vol. 61, no. 10, pp. 5472–5479,613
Oct. 2014.614
[4] F. Chierchie and S. Aase, “Volterra models for digital PWM and their615
inverses,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 62, no. 10,616
pp. 2606–2616, Oct. 2015.617
[5] M. T. Tan, J. S. Chang, H. C. Chua, and B. H. Gwee, “An investigation618
into the parameters affecting total harmonic distortion in low-voltage low-619
power class-D amplifiers,” IEEE Trans. Circuits Syst. I, Fundam. Theory620
Appl., vol. 50, no. 10, pp. 1304–1315, Oct. 2003.621
[6] Y. Wang, W. Xie, X. Wang, and D. Gerling, “A precise voltage distortion622
compensation strategy for voltage source inverters,” IEEE Trans. Ind.623
Electron., vol. 65, no. 1, pp. 59–66, Jan. 2018.624
[7] F. Chierchie, L. Stefanazzi, E. Paolini, and A. Oliva, “Frequency analysis625
of PWM inverters with dead-time for arbitrary modulating signals,” IEEE626
Trans. Power Electron., vol. 29, no. 6, pp. 2850–2860, Jun. 2014.627
[8] L. Chen and F. Peng, “Dead-time elimination for voltage source inverters,”628
IEEE Trans. Power Electron., vol. 23, no. 2, pp. 574–580, Mar. 2008.629
[9] Y. Lin and Y. Lai, “Dead-time elimination of PWM-controlled in-630
verter/converter without separate power sources for current polarity de-631
tection circuit,” IEEE Trans. Ind. Electron., vol. 56, no. 6, pp. 2121–2127,632
Jun. 2009.633
[10] A. Niwa et al., “A dead-time-controlled gate driver using current-sense634
FET integrated in SiC MOSFET,” IEEE Trans. Power Electron., vol. 33,635
no. 4, pp. 3258–3267, Apr. 2018.636
[11] G. Mirzaeva and G. Goodwin, “The use of feedback quantizer PWM637
for shaping inverter noise spectrum,” in Proc. 15th Int. Power Electron.638
Motion Control Conf., Sep. 2012, pp. DS3c.10-1–DS3c.10-7.639
[12] G. Mirzaeva and G. Goodwin, “Harmonic suppression and delay com-640
pensation for inverters via variable horizon nonlinear model predictive641
control,” Int. J. Control, vol. 88, no. 7, pp. 1400–1409, 2015.642
[13] C. D. Townsend, G. Mirzaeva, and G. C. Goodwin, “Deadtime compensa-643
tion for model predictive control of power inverters,” IEEE Trans. Power644
Electron., vol. 32, no. 9, pp. 7325–7337, Sep. 2017.645
[14] T. Qiu, X. Wen, and F. Zhao, “Adaptive-linear-neuron-based dead-time646
effects compensation scheme for PMSM drives,” IEEE Trans. Power Elec-647
tron., vol. 31, no. 3, pp. 2530–2538, Mar. 2016.648
[15] Z. Tang and B. Akin, “Suppression of dead-time distortion through revised649
repetitive controller in PMSM drives,” IEEE Trans. Energy Convers.,650
vol. 32, no. 3, pp. 918–930, Sep. 2017.651
[16] TMS320x2833x, 2823x Enhanced Capture (eCAP) Module, Texas In-652
strum., Dallas, TX, USA, 2009.653
[17] R. J. Kerkman, D. Leggate, D. W. Schlegel, and C. Winterhalter, “Effects654
of parasitics on the control of voltage source inverters,” IEEE Trans. Power655
Electron., vol. 18, no. 1, pp. 140–150, Jan. 2003.656
[18] N. Urasaki, T. Senjyu, T. Kinjo, T. Funabashi, and H. Sekine, “Dead-time 657
compensation strategy for permanent magnet synchronous motor drive 658
taking zero-current clamp and parasitic capacitance effects into account,” 659
IEE Proc.—Electr. Power Appl., vol. 152, no. 4, pp. 845–853, Jul. 2005. 660
[19] D. Wang, P. Zhang, Y. Jin, M. Wang, G. Liu, and M. Wang, “Influ- 661
ences on output distortion in voltage source inverter caused by power de- 662
vices parasitic capacitance,” IEEE Trans. Power Electron., vol. 33, no. 5, 663
pp. 4261–4273, May 2018. 664
[20] Z. Zhang, H. Lu, D. J. Costinett, F. Wang, L. M. Tolbert, and B. J. Blalock, 665
“Model-based dead-time optimization for voltage-source converters uti- 666
lizing silicon carbide semiconductors,” IEEE Trans. Power Electron., 667
vol. 32, no. 11, pp. 8833–8844, Nov. 2017. 668
[21] L. Stefanazzi, F. Chierchie, E. Paolini, and A. Oliva, “Low distortion 669
switching amplifier with discrete-time click modulation,” IEEE Trans. 670
Ind. Electron., vol. 61, no. 7, pp. 3511–3518, Jul. 2014. 671
Fernando Chierchie received the electronic engi- 672
neering degree in 2009, the M.S. degree in control 673
systems in 2011, and the Doctorate degree in 2016, all 674
from the Universidad Nacional del Sur, Bahı́a Blanca, 675
Argentina. 676
He is currently a Professor of electronics and 677
electrical engineering and a Teaching Assistant of 678
digital signal processing with the Universidad Na- 679
cional del Sur. His research interests include switch- 680
ing amplifiers, signal processing, and low-distortion 681
pulsewidth modulation techniques. 682
683
Eduardo Emilio Paolini received the B.S.E.E. de- 684
gree from the Universidad Nacional del Sur, Bahı́a 685
Blanca, Argentina, in 1987. 686
He has been an Adjunct Professor with the Uni- 687
versidad Nacional del Sur since 1998. He has also 688
been a Member of the Comisión de Investigaciones 689
Cientı́ficas de la Provincia de Buenos Aires, Buenos 690
Aires, Argentina, since 2011. His research interests 691
include digital signal processing and switched and 692
nonlinear systems. 693
694
Leandro Stefanazzi received the B.S. degree in elec- 695
tronic engineering in 2006, the M.S. degree in con- 696
trol systems in 2008, and the Ph.D. degree in 2013, all 697
from the Universidad Nacional del Sur, Bahı́a Blanca, 698
Argentina. 699
From June 2009 to November 2010, he was 700
a Research Engineer in the areas of communica- 701
tions at the Electronics and Information Technology 702
Laboratory, French Alternative Energies and Atomic 703
Energy Commission. He is currently with the Univer- 704
sidad Nacional del Sur. His research interests include 705







Q1. Author: Labels are not legible in figures 11, 14, 16, and 18. Please provide revised figures.709
